IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re U	J.S. Patent Application of
ITO	
Applic	cation Number: To be Assigned
Filed:	Concurrently Herewith
For:	INTEGRATED CIRCUIT, INTEGRATED CIRCUIT DESIGN METHOD AND HARDWARE DESCRIPTION GENERATION METHOD TO GENERATE HARDWARE BEHAVIOR DESCRIPTION OF INTEGRATED CIRCUIT
Atty I	Oocket No. NITT.0189

Honorable Assistant Commissioner for Patents
Washington, D.C. 20231

PRELIMINARY AMENDMENT

Sir:

Prior to an examination on the merits, please amend the above identified application as follows: